MAX1093AEEG+【PDF 3/20 页】IC ADC 10BIT 250KSPS 24-QSOP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录2007

1页 2页 [3页]4页 5页 6页 7页

conversion. The sampling interval occurs at the end of

the acquisition interval. The ACQMOD (acquisition

mode) bit in the input control byte (Table 1) offers two

options for acquiring the signal: an internal and an

external acquisition. The conversion period lasts for 13

clock cycles in either the internal or external clock or

acquisition mode. Writing a new control byte during a

conversion cycle aborts the conversion and starts a

new acquisition interval.

Internal Acquisition

Select internal acquisition by writing the control byte

with the ACQMOD bit cleared (ACQMOD = 0). This

causes the write pulse to initiate an acquisition interval

whose duration is internally timed. Conversion starts

when this acquisition interval ends (three external

cycles or approximately 1s in internal clock mode)

(Figure 4). Note that, when the internal acquisition is

combined with the internal clock, the aperture jitter can

be as high as 200ps. Internal clock users wishing to

achieve the 50ps jitter specification should always use

external acquisition mode.

External Acquisition

Use external acquisition mode for precise control of the

sampling aperture and/or dependent control of acquisi-

tion and conversion times. The user controls acquisition

and start-of-conversion with two separate write pulses.

The first pulse, written with ACQMOD = 1, starts an

acquisition interval of indeterminate length. The second

write pulse, written with ACQMOD = 0, terminates

acquisition and starts conversion on WR’s rising edge

(Figure 5).

The address bits for the input multiplexer must have the

same values on the first and second write pulse.

Power-down mode bits (PD0, PD1) can assume new

values on the second write pulse (see the Power-Down

Modes section). Changing other bits in the control byte

corrupts the conversion.

Reading a Conversion

A standard interrupt signal INT is provided to allow the

MAX1091/MAX1093 to flag the P when the conversion

has ended and a valid result is available. INT goes low

when the conversion is complete and the output data is

ready (Figures 4 and 5). It returns high on the first read

cycle or if a new control byte is written.

MAX1091/MAX1093

250ksps, +3V, 8-/4-Channel, 10-Bit ADCs

with +2.5V Reference and Parallel Interface

______________________________________________________________________________________

Table 1. Control Byte Functional Description

ACQMOD = 0: Internal Acquisition Mode

ACQMOD = 1: External Acquisition Mode

ACQMOD

Full Power-Down Mode. Clock mode is unaffected.

PD1 and PD0 select the various clock and power-down modes.

D7, D6

PD1, PD0

BIT

Normal Operation Mode. Internal clock mode selected.

Address bits A2, A1, A0 select which of the 8/4 (MAX1091/MAX1093) channels are to be converted

(see Tables 3 and 4).

A2, A1, A0

Normal Operation Mode. External clock mode selected.

D2, D1, D0

UNI/BIP = 0: Bipolar Mode

UNI/BIP = 1: Unipolar Mode

In unipolar mode, an analog input signal from 0 to VREF can be converted; in bipolar mode, the sig-

nal can range from -VREF/2 to +VREF/2.

Standby Power-Down Mode. Clock mode is unaffected.

UNI/BIP

SGL/DIF = 0: Pseudo-Differential Analog Input Mode

SGL/DIF = 1: Single-Ended Analog Input Mode

In single-ended mode, input signals are referred to COM. In pseudo-differential mode, the voltage

difference between two channels is measured (see Tables 2 and 3).

SGL/DIF

FUNCTION

NAME

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式